Three Level Single-Phase Single Stage AC/DC Resonant Converter With A Wide Output Operating Voltage Range

Takongmo Marius, Min-Ji Kim, Jae-Sung Oh, Gang-Woo Lee, Eun-Soo Kim, and In-Gab Hwang

Abstract

This study presents a single-phase single-stage three-level AC/DC converter with a wide controllable output voltage. The proposed AC/DC converter is designed to extend the application of e-mobility, such as electric vehicles. The single-stage converter integrates a PFC converter and a three-level DC/DC converter, operates at a fixed frequency, and provides a wide controllable output voltage (approximately 200–430 Vdc) with high efficiencies over a wide load range. In addition, the input boost inductors operate in a discontinuous mode to improve the input power factor. The switching devices operate with ZVS, and the converter's THD is small, especially at full load. The feasibility of the proposed converter is verified by the experimental results of a 1.5 kW prototype.

Key words: Hybrid three-level DC/DC converter, LLC resonant converter, Single stage AC/DC converter, EV Charger

1. Introduction

AC/DC converters are essential converters to energize DC loads to an AC source. For high power and high voltage DC applications, single-phase AC/DC converters operating with ZVS and ZCS are required to limit switching loses. Previous designs of electric vehicle (EV) charging systems comprise of a front-end AC/DC topology such as single phase interleaved PFC converter, bridgeless PFC converter to improve the input power factor, followed by an isolated high frequency DC/DC three level resonant converter to regulate the output voltage.\[1\] However, such systems are two separate switch mode converters and thus the overall cost and size of the AC–DC converter are increased because of additional switching devices and gate drives. In addition, a sophisticated control mechanism that includes the sensing of certain key parameters such as input currents and voltages are required. The single stage AC/DC converter was proposed to mitigate the drawbacks of the two stage topology. However, previously published single-phase, three level phase shift (TL-PS) single stage AC-DC converters face problems of hard switching especially at low loads resulting in poor efficiencies. Also, auxiliary windings were used to widen the output voltage range but it was difficult to have a controllable output voltage greater than twice the normal output voltage (2V_o). Moreover, the presence of the auxiliary windings increased the voltage stress on the switching devices.\[3]–[7]

In this paper, a single-phase three level single stage converter that mitigates the aforementioned drawbacks of previously published single stage converters is presented. It is designed to extend the
2. The Proposed Single-Phase Single-Stage Three-Level AC-DC Converter

Fig. 1(a) shows the circuit diagram of the proposed single-phase single stage three level AC/DC LLC resonant converter. It is powered by a single-phase AC source (220Vrms) and comprises of input filters (L_{Fa}/L_{Fb}, C_{Fa}/C_{Fb}), boost inductors (L_{B1}/L_{B2}), input rectifiers and a three level LLC resonant converter for output voltage regulation. The filter capacitors (C_{Fa}, C_{Fb}) and filter inductors (L_{Fa}, L_{Fb}) are connected to the single-phase input source to filter the input currents. The neutral point of the filter capacitors (C_{Fa}, C_{Fb}) is connected between the source of switch Q_1 and the drain of switch Q_2. The boost inductors (L_{B1}, L_{B2}) are connected to the input rectifiers and each pair of the switching devices (Q_1 & Q_2) and (Q_2 & Q_3) in the primary side is alternately switched on and off with a fixed duty ratio of 50%. During the interval t_0–t_1, Q_1 & Q_2 are switched on Likewise during the time interval t_2–t_3, Q_3 & Q_4 are switched on; the boost inductors (L_{B1}, L_{B2}) are energized according to the phase shift modulation of the three level converter. When the switching device Q_1 (or Q_2) is switched off during the interval t_2–t_3 (or t_0–t_1), the boost inductors (L_{B1}, L_{B2}) transfers the previously stored energy to the link capacitors C_1 and C_2 and their currents begin to reduce. The proposed single stage converter has two transformers (T_1, T_2) whose primary windings are connected in parallel and the secondary windings are connected in series to ensure proper load sharing within the two transformers. The resonant circuits (Res. Tank 1, Res. Tank 2) operates with a constant switching frequency of Q_1 and Q_4 (Q_2 and Q_3), that alternately operate with a 50% duty. Output voltage regulation is done via phase modulation of the primary switching devices. 1/4 of the link voltage (V_{LINK}) is applied across the primary sides of each resonant circuits (Res. Tank 1, Res. Tank 2) and a voltage according to the gain characteristic of the converter and the phase shift (D) is reflected to the secondary windings connected in series across the output diodes (D_{r1}–D_{r6}). In addition, since the proposed single-phase single stage three-level AC/DC converters operate with a fixed frequency, the magnetic inductances of the transformers (L_{m}) are designed to be considerably bigger than those in conventional LLC resonant converters operating with variable frequency control and as a result, limits conduction losses.

3. The Operating Modes Of The Proposed Converter

Mode 1 (t_0–t_1): In mode 1, the switching devices Q_1 and Q_2 are turned on. The filter capacitor voltage (V_{CFa}) is applied across the input boost inductor (L_{B1}) and current flows from C_{Fa} through L_{B1}, the input rectifier diodes, Q_1 & Q_2 and returns to C_{Fa}. The boost inductors (L_{B1}, L_{B2}) are energized while the boost inductor L_{B2} resets to zero. 1/4 of the link voltage (V_{LINK}) is applied across the primary terminals of the resonant circuits (Res. Tank 1, Res. Tank 2) and power is transferred to the secondary terminals.
Mode 2 (t₁~t₂): At t₁, Q₁ is switched off and its parasitic capacitor is charged while that of Q₄ is discharged. This mode ends when the voltage across the parasitic capacitor of Q₁ is clamped to half \( \left( \frac{1}{2} V_{\text{link}} \right) \) of the link voltage and when the voltage across the parasitic capacitor of Q₂ decreases to zero.

Mode 3 (t₂~t₃): This is a freewheeling stage; the switching device Q₁ is switched off and Q₃ is switched on with ZVS. Q₂ remains on and the energy previously stored in the boost inductor LB₂ is transferred to the link capacitors. Also, resonant current in Res. Tank 1 flows through Q₃, C₃, T₁, C₃, and back to Q₂. Simultaneously, resonant current in Res. Tank 1 flows through C₃, clamping diode D₁, Q₂, C₃, T₁, the blocking capacitors C₃, and Q₄ while the resonant current in Res. Tank 2 flows through the link capacitor(C₃) C₃, C₄, T₂, C₃, Q₄ and the link capacitor(C₃)

Mode 4 (t₃~t₄): In this mode, Q₂ is switched off and its parasitic capacitor begins to charge while that of Q₄ is discharged. This mode ends when the voltage across the parasitic capacitor of Q₂ is clamped to half \( \left( \frac{1}{2} V_{\text{link}} \right) \) of the link voltage and when the voltage across the parasitic capacitor of Q₃ decreases to zero. Q₁ is switched on with ZVS.

Mode 5 (t₄~t₅): In this mode, the switching devices Q₃ and Q₄ are switched on, the boost inductor L₄₂ is completely reset to zero while the boost inductor L₄₂ is energized as current flows from C₅ through Q₃ & Q₄ the input rectifier diode and L₄₂. In addition, \( \frac{1}{4} \) of the link voltage \( (1/4V_{\text{link}}) \) is applied across the primary terminals of the resonant circuits (Res. Tank 1, Res. Tank 2) and power is transferred to the secondary terminals.

Mode 6 (t₅~t₆): At t₅, Q₄ is switched off and its parasitic capacitor (C₉₄) is charged to the voltage across C₃. Simultaneously, the capacitor (C₉₁) across Q₁ is discharged to zero. In addition, the junction capacitance (CJD₁) of clamping Diode 1 (D₁) is charged while the junction capacitance (CJD₂) of clamping diode 2 is discharged. This mode ends when the voltage across the parasitic capacitor of Q₄ is clamped to half \( \left( \frac{1}{2} V_{\text{link}} \right) \) of the link voltage and when the voltage across the parasitic capacitor of Q₁ decreases to zero.
Fig. 8. Current flow in mode 7 ($t_6 \sim t_7$).

Mode 7 ($t_6 \sim t_7$): This is a freewheeling stage; the switching device $Q_4$ is switched off and $Q_1$ is switched on with ZVS. In addition, $Q_3$ remains on and the energy previously stored in the boost inductor ($L_{B2}$) is transferred to the link capacitors as current flows from $C_{Fb}$ through $Q_3$, blocking diode $D_2$, input capacitor $C_2$, the input rectifier diodes, $L_{B2}$, and back to $C_{Fb}$. During this period, the inductor current of $L_{B2}$ begins to reset.

Fig. 9. Current flow in mode 8 ($t_7 \sim t_8$).

Mode 8 ($t_7 \sim t_8$): In this mode, $Q_3$ is switched off and its parasitic capacitor begins to charge while that of $Q_2$ is discharged. This mode ends when the voltage across the parasitic capacitor of $Q_3$ is clamped to half ($\frac{1}{2}V_{L_{ink}}$) of the link voltage and when the voltage across the parasitic capacitor of $Q_2$ decreases to zero. $Q_2$ is switched on with ZVS and the switching cycle restarts.

4. Analysis Of The Single Stage AC/DC Converter

4.1 Steady state analysis to accurately design the boost inductance

For high power application and input power factor correction, the boost inductors of single-phase single-stage AC/DC converter are designed to operate in discontinuous mode (DCM). This is to ensure that the boost inductors ($L_{B1}$, $L_{B2}$) completely rest before the next switching cycle. The power transferred to the output of the single stage converter is a function of the link voltage ($V_{LINK}$) which is a function of the boost inductance ($L_{B1}$, $L_{B2}$), switching frequency ($f_s$), peak input voltage ($V_{in_{pk}}$) and the phase shift ($\phi$).

The inductance of the boost inductor significantly affects the performance of the three level single stage converter. The link voltage ($V_{LINK}$) decreases with an increase in boost inductance when all the other parameters are kept constant. Fig. 10 shows the waveform of the boost inductor’s current operating in the discontinuous mode over half the period.

Fig. 10. Boost inductor’s current waveform.

Fig. 11. Boost inductor’s waveforms in the interval $0 \leq \theta \leq \phi_{cr}$.

The boost inductor’s current waveform is divided into two intervals. Within the interval $0 \leq \theta \leq \phi_{cr}$ and $(\phi_{cr} + \beta) \leq \theta \leq \pi$, the boost inductor currents completely reset to zero after the switch $Q_1$ is switched off. However, in the interval $\phi_{cr} \leq \theta \leq (\pi - \phi_{cr})$, the boost inductor currents slowly decrease after $Q_1$ is switched off, and rapidly reset to zero after $Q_2$ is switched off.

Fig. 12. Boost inductor’s waveforms in the interval $\phi_{cr} \leq \theta \leq (\pi - \phi_{cr})$. 
The Transactions of the Korean Institute of Power Electronics, Vol. 23, No. 6, December 2018

In the following analysis, we assume $V_a$ is taken as reference voltage.

From the voltage-second analysis of the boost inductor operating in the interval $0 \leq \theta \leq \phi_{cr}$, the critical angle $\phi_{cr}$ is expressed by

$$\phi_{cr} = \sin^{-1}\left(\frac{V_{\text{LINK}}}{V_{\text{inpk}}} (1 - 2D)\right)$$  \hspace{1cm} (1)

the average input current in the interval $0 \leq \theta \leq \phi_{cr}$ is determined by

$$I_{a1}(\theta) = \frac{D^2 V_{\text{LINK}} \sin(\theta)}{4L_{B1} f_s V_{\text{inpk}} - \sin(\theta)}$$  \hspace{1cm} (2)

Also, the average input current in the interval $\phi_{cr} \leq \theta \leq (\pi - \phi_{cr})$ is determined by

$$I_{a2}(\theta) = \frac{V_{\text{LINK}} V_{\text{inpk}} \sin(\theta)(4D^2 + 1) - V_{\text{LINK}}(1 - D)^2}{16L_{B1} f_s (V_{\text{LINK}} - V_{\text{inpk}} \sin(\theta))}$$  \hspace{1cm} (3)

However, the converter’s input power is expressed by

$$P_{IN} = \frac{4}{\pi} \int_0^{\phi_{cr}} V_{\text{in}} I_{a1}(\theta) d\theta + \int_{\phi_{cr}}^{\pi} V_{\text{in}} I_{a2}(\theta) d\theta$$  \hspace{1cm} (4)

substituting $I_{a1}(\theta)$ and $I_{a2}(\theta)$ into Eqn.4

$$P_{IN} = \frac{4}{\pi} \left\{ \int_0^{\phi_{cr}} V_{\text{in}} \frac{D^2 V_{\text{LINK}} \sin(\theta)}{4L_{B1} f_s V_{\text{inpk}} - \sin(\theta)} d\theta + \int_{\phi_{cr}}^{\pi} V_{\text{in}} \frac{V_{\text{LINK}} V_{\text{inpk}} \sin(\theta)(4D^2 + 1) - V_{\text{LINK}}(1 - D)^2}{16L_{B1} f_s (V_{\text{LINK}} - V_{\text{inpk}} \sin(\theta))} d\theta \right\}$$  \hspace{1cm} (5)

Hence, the boost inductance is calculate with Eqn.6.

$$L_{B1} = \frac{4}{\pi} \left\{ \int_0^{\phi_{cr}} V_{\text{in}} \frac{D^2 V_{\text{LINK}} \sin(\theta)}{4L_{B1} f_s V_{\text{inpk}} - \sin(\theta)} d\theta + \int_{\phi_{cr}}^{\pi} V_{\text{in}} \frac{V_{\text{LINK}} V_{\text{inpk}} \sin(\theta)(4D^2 + 1) - V_{\text{LINK}}(1 - D)^2}{16L_{B1} f_s (V_{\text{LINK}} - V_{\text{inpk}} \sin(\theta))} d\theta \right\}$$  \hspace{1cm} (6)

where $V_{\text{LINK}}$ is the Link voltage,

$L_{B1}$ is the Boost inductance ($L_{B1} = L_{B2} = L_{B3}$)

$V_{\text{inpk}}$ is the peak input voltage

$\phi_{cr}$ is the critical angle,

$f_s$ is the switching frequency and

$D$ is the phase shift between the switches.

At steady state, we assume that the boost inductor’s reset current equals the load current. The voltage gain $M(L_{B1} D) = \frac{V_{\text{LINK}}}{V_{\text{inpk}}}$ of the converter’s PFC circuit is expressed by

$$M(L_{B1} D) = \left[ 4K - (4D^2 - 1) \pm \sqrt{(4K - (4D^2 - 1))^2 + 4(8K(2D - 1)^2)4D^2} \right] \frac{2(8K(2D - 1)^2)}{2(8K(2D - 1)^2)}$$  \hspace{1cm} (7)

where $K = \frac{2L_{B1}}{RT}$; $R$ is the Load and $T$ is the Period.

Fig. 13 shows a three-dimensional plot of the PFC circuit’s voltage gain $M(L_{B1} D)$ with respect to the phase shift and boost inductance. The simulation result of the PFC circuit’s voltage gain $M(L_{B1} D)$ shows that the magnitude of the voltage gain is inversely proportional to the boost inductance ($L_{B1}$) and proportional to the phase shift ($D$).

### 4.2 The voltage gain analysis of converter’s resonance circuit

The single-phase single-stage AC/DC converter operates with a constant frequency and it’s output voltage ($V_o$) is directly proportional to the transformers turn ratio. The link voltage ($V_{\text{LINK}}$) decreases with a decrease in turn ratio when all the other parameters are kept constant. The primary terminals of the resonant circuits (Res. Tank 1, Res. Tank 2) are connected in parallel while the secondary terminals are connected in series. The converter’s output voltage is the sum of the voltages across the secondary windings. The transformers are sized considering the conditions in which maximum current...
Fig. 14. Equivalent circuit of the resonant tank.

Fig. 15. Voltage gain of the resonant tank.

flows in the converter ($V_{\text{LINK}}=400\text{V}$ and $V_o=200\text{V}$ at full load). The equivalent circuit (Res. Tank 1) of one of the converter’s resonant tanks is shown in Fig. 14. Where $L_{11}$, $L_{22}$ and $L_m$ are respectively the primary leakage inductance, the secondary leakage inductance and the magnetizing inductance of transformer 1. $Z_o$ is the output load while $Z_p$, $Z_m$ and $Z_s$ are respectively the primary, magnetizing and the secondary impedance of the resonant circuit. $C_{r1}$ is the resonant capacitor, $N$ is the turn ratio of transformers and $Z_{\text{in}}$ is the total impedance of one of the resonant circuits. we assume that the parameters of the two transformers are identical, that is

$$L_{11} = L_{21}, \quad L_{22} = L_{12}, \quad L_{m1} = L_{m2},$$

The normalized voltage gain equation of the proposed converter is expressed by

$$G_v = \frac{1}{N} \left| 1 + A - \left(\frac{1}{f_n} \right)^2 \left(A + \frac{B}{B+1}\right) + jQ(1+B\left(f_n - \frac{1}{f_r}\right)) \right|$$

(8)

where

$$A = \frac{L_{11}}{L_m}, \quad B = \frac{N^2 L_{22}}{L_m}, \quad f_n = \frac{f_s}{f_r},$$

$$Q = \frac{2\pi f_r L_{eq}}{N^2 R_o} \quad \text{and} \quad R_o = \frac{8N^2}{\pi^2} R_L$$

The voltage gain of the resonant tank for different operating output voltage and load is presented in Fig. 15.

5. Design Consideration

In this section, the design procedure is explored based on the analysis in the previous section. The design specifications are illustrated below.

Input voltage: $V_{\text{in}} = 220\text{Vrms} \pm 15\%$

Output voltage: $V_o = 200 \sim 430\text{Vdc}$

Maximum Link voltage: $V_{\text{LINK}} = 860\text{Vdc}$

Switching frequency: $f_s = 112.8\text{kHz}$

Power output: $P_o = 2\text{kW}$

Required Efficiency: $\eta = 90\%$

Turn ratio $N=N_1/N_2 = 1$

5.1 Boost inductance design

Experiments has proven that the link voltage ($V_{\text{LINK}}$) increases with a decrease in boost inductance when all the other parameters are kept constant. In addition, The link voltage ($V_{\text{LINK}}$) increases with a increase in transformer’s turn ratio. However, the power delivered to the output is a function of the switching frequency ($f_s$), the input voltage ($V_{\text{in}}$), the boost inductance ($L_B$), the phase shift ($D$) and the link voltage ($V_{\text{LINK}}$).

$$P_o = f(f_s, V_{\text{in}}, L_B, D, V_{\text{LINK}})$$

(9)

The proposed single stage, single-phase converter is designed to operate over a wide output range of $200\text{Vdc} \sim 430\text{Vdc}$ and a unity turn ratio was selected to limit the maximum link voltage range to $860\text{Vdc}$. The boost inductance that will effectively boost the input voltage to the expected maximum link voltage is obtained by substituting the designed parameters into
TABLE I
MAIN RATINGS AND TRANSFORMER PARAMETERS

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage(V&lt;sub&gt;in&lt;/sub&gt;)</td>
<td>220V AC</td>
</tr>
<tr>
<td>Output voltage (V&lt;sub&gt;dc&lt;/sub&gt;/output Diode (L&lt;sub&gt;max&lt;/sub&gt;))</td>
<td>200V/10A/430V/600A/4.65A (2kW)</td>
</tr>
<tr>
<td>Switching frequency(f&lt;sub&gt;s&lt;/sub&gt;/resonant frequency(f&lt;sub&gt;r&lt;/sub&gt;))</td>
<td>112.8kHz/109.8kHz</td>
</tr>
<tr>
<td>Switching Devices(Q&lt;sub&gt;1&lt;/sub&gt;−Q&lt;sub&gt;3&lt;/sub&gt;)</td>
<td>GP2D060A120B [1200V/60A/1.6V/SIC]</td>
</tr>
<tr>
<td>Input Diodes</td>
<td>GP2D060A600B [600V/50A/1.45V/SIC]</td>
</tr>
<tr>
<td>Clamping Diodes(D&lt;sub&gt;1&lt;/sub&gt;−D&lt;sub&gt;3&lt;/sub&gt;)</td>
<td>GP2D060A600B [600V/50A/1.45V/SIC]</td>
</tr>
<tr>
<td>Output Diodes</td>
<td>GP2D060A600B [600V/50A/1.45V/SIC]</td>
</tr>
<tr>
<td>L&lt;sub&gt;1&lt;/sub&gt; ~ L&lt;sub&gt;6&lt;/sub&gt;/C&lt;sub&gt;1&lt;/sub&gt;/C&lt;sub&gt;2&lt;/sub&gt;/C&lt;sub&gt;3&lt;/sub&gt;/C&lt;sub&gt;4&lt;/sub&gt;/C&lt;sub&gt;5&lt;/sub&gt;/C&lt;sub&gt;6&lt;/sub&gt;</td>
<td>4m 0.94mH/3.3mF/11.5mF</td>
</tr>
<tr>
<td>C&lt;sub&gt;1&lt;/sub&gt;/C&lt;sub&gt;2&lt;/sub&gt;/C&lt;sub&gt;3&lt;/sub&gt;/C&lt;sub&gt;4&lt;/sub&gt;/C&lt;sub&gt;5&lt;/sub&gt;/C&lt;sub&gt;6&lt;/sub&gt;</td>
<td>220mF/4.4mF/4.4mF</td>
</tr>
<tr>
<td>Core material</td>
<td>Ferrite Core (PL-7, 6002)</td>
</tr>
<tr>
<td>Primary/ Secondary Inductance</td>
<td>L&lt;sub&gt;1&lt;/sub&gt;/T&lt;sub&gt;1&lt;/sub&gt; 83.13μH/84μH</td>
</tr>
<tr>
<td>Magnetizing/Leakage Inductance</td>
<td>L&lt;sub&gt;max&lt;/sub&gt;/T&lt;sub&gt;max&lt;/sub&gt; 78.19μH/10.34uH</td>
</tr>
<tr>
<td>Turn Ratio</td>
<td>N(N&lt;sub&gt;1&lt;/sub&gt;/N&lt;sub&gt;2&lt;/sub&gt;) 16T/8T</td>
</tr>
</tbody>
</table>

5.2 Maximum magnetizing inductance calculation

In a three level topology, the inner most switching devices (Q<sub>2</sub> & Q<sub>3</sub>) are easily switched on with ZVS compared to the outer most switching devices (Q<sub>1</sub> & Q<sub>4</sub>). This is because during the dead time (t<sub>1</sub>−t<sub>2</sub> and t<sub>3</sub>−t<sub>4</sub>) a huge amount of energy is required to charge and discharge the capacitors of these switching devices (Q<sub>1</sub> & Q<sub>4</sub>) and the clamping diodes (D<sub>1</sub> & D<sub>2</sub>). However, during the dead time (t<sub>5</sub>−t<sub>6</sub> and t<sub>7</sub>−t<sub>8</sub>) the capacitances of the clamping diodes are unchanged and as a result, the switching devices (Q<sub>2</sub> & Q<sub>3</sub>) are easily switched on with ZVS. The maximum magnetizing inductance is calculated considering the converter’s worst-case operating condition; (operating with the minimum output voltage of 200V<sub>dc</sub> at rated load). This is because, at this operating condition, the reflected voltage to the primary during the dead time is minimum. The maximum magnetizing inductance is determined by

\[
L_{\text{max}} = \frac{(N_{\text{in}})_{\text{ideal}}}{8f_s(2C_{\text{oss}} + 2C_{\text{d}}) \cdot V_{\text{LINK}}} \tag{10}
\]

In this paper, two transistors were connected in parallel to withstand the circulating current. In addition, from the topology of the proposed converter, the voltage across the secondary terminals of each transformer is given by NV<sub>o</sub>=V<sub>LINK</sub>/4. Hence, the maximum magnetizing inductance is expressed by

\[
L_{\text{max}} < \frac{t_{\text{dead}}}{16f_s(4C_{\text{oss}} + 2C_{\text{d}})} \tag{11}
\]

from the MOSFET and diode datasheet,

\[
C_{\text{oss}} = 300\mu F \text{ and } C_{\text{d}} = 490\mu F
\]

\[
L_{\text{max}} < \frac{418\mu s}{16(112.5kHz)(4.300\mu F + 2.490\mu F)} = 106\mu H
\]

A magnetic inductance (L<sub>max</sub>) of 78uH was used to realize the proposed single-phase three level AC/DC LLC converter.

6. Experimental Results

A 2kW single-phase single stage three level AC/DC converter with a wide output voltage range characteristic was designed and implemented to verify the operation of the proposed converter. The proposed converter is controlled with a program loaded in a 16-bit dsPIC33FJ16GS502 micro-controller that constantly senses the output voltage and current and operates the switching devices with a fixed frequency. The converter’s operating output voltage (V<sub>o</sub>) is controlled through phase shift (D). Table 1 shows the circuit’s device ratings and transformers parameters. Fig. 17, Fig. 18 and Fig. 19 show the inductor currents (I<sub>L1</sub>), input voltages (V<sub>in</sub>), phase currents (I<sub>p</sub>), link voltages (V<sub>LINK</sub>) and primary voltages/currents of the LLC resonant circuit (Res. Tank 1). Fig. 20 shows the measured linked voltages and Fig. 21 shows the efficiency characteristics and total harmonic distortion (THD) curves of the proposed converter for different loads of each output voltage. Experimental results show that all the switching devices are switched on.
A single-phase single stage three level AC/DC converter with a wide controllable output voltage was presented. The proposed converter integrates a PFC circuit and a three level DC/DC LLC circuit into one. Moreover, it operates at a fixed frequency and provides a wide controllable output voltage (200Vdc--
30Vdc) with a high efficiency over a wide load range. In addition, all the switches are switched on with ZVS and the overall THD of the designed converter is smaller than that of previous single phase single stage AC/DC converters.

This work was supported by the National Research Foundation of Korea(NRF-2018R1A2B600825) grant funded by the Korea government(MSIT)

References


