New Multi-Output LLC Resonant Converter for High Efficiency and Low Cost PDP Power Module

Chong-Eun Kim, Gun-Woo Moon, Jun-Young Lee, Kwan-II Oh, and Joong-Yeol Kwon
1Department of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Korea
2Department of Electrical Engineering, Dankook University, Korea
3Samsung SDI Co. Ltd., Korea
E-mail: gwmoon@ee.kaist.ac.kr

ABSTRACT

A new multi-output LLC resonant converter is proposed for high efficiency and low cost plasma display panel (PDP) power module. In the proposed converter, zero-voltage (ZV) turn-on of the primary MOSFETs and zero-voltage (ZC) turn-on and turn-off of the secondary diodes are guaranteed in the overall input voltage and output load ranges. In addition, the primary MOSFETs and the secondary diodes have the low voltage stresses clamped to input and the output voltages, respectively. Therefore, the proposed converter shows the high efficiency due to the minimized switching and conduction losses. Moreover, by employing the transformer with multiple secondary windings, the proposed converter can have multiple outputs, which show the great cross-regulation characteristics. Therefore, the proposed converter is suitable for high efficiency and low cost PDP power module.

I. INTRODUCTION

PDPs show many desired features as a display device, such as large screen size, wide view angle, fast response, high contrast, thinness, and long life time. Moreover, recently, the power consumption is greatly decreased through the auto power control (APC) technique, and the cost per inch is also reduced by the application-specific integrated circuit (ASIC) technology and the improvement of the panel fabrication process. Therefore, PDPs show the bright prospect as a flat display panel.

PDPs are operated in three periods of resetting, addressing, and sustaining within a sub-field, in order to display the desired images. In resetting period, the wall charges of the overall PDP cell are removed by applying the resetting ramps to the scanning and sustaining electrodes. And then, to create the wall charges at the required PDP cells, the data and scanning pulses are applied to the addressing and scanning electrodes, respectively. If the continuous sustaining pulses are applied between the scanning and sustaining electrodes during the sustaining period, the selected PDP cells emit the intense light and the desired image can be displayed.

Therefore, to drive PDPs optimally, the various power supplies are required, such as the sustaining, addressing, scanning, and resetting power supplies. PDP power module includes not only these power supplies but also the logic circuit power supply, as shown in Fig. 1. In addition, the boost pre-regulator for power factor correction (PFC) is implemented at input stage. Thus, PDP power module has the complicated structure and the high power rating, especially, the sustaining and addressing power supplies have the highest power rating. However, as described above, the sustaining and addressing power supplies do not operate at the same time. Therefore, the sustaining and addressing power supplies can be implemented as a single power stage with dual outputs, and then the high power density and the low cost of PDP power module can be obtained.

In this paper, a new LLC resonant converter suitable for multiple output applications is proposed. The operational principles of the proposed converter are analyzed and the cross-regulation characteristics for dual outputs are investigated. Moreover, the 440W prototypes of the proposed converter are implemented for the sustaining and addressing power supplies and their operations and performances are investigated.

II. PRINCIPLES OF OPERATION

As shown in Fig. 2, the proposed converter consists of two half-bridge cells as the input and output stages, symmetrically. The input and output stages are connected by the resonant cell, which is composed of the series resonant inductor Lp, the series resonant capacitor Cr, and the transformer Tp. Moreover, the transformer includes the magnetizing inductor Lm, and it works as the parallel resonant inductor.

A. Mode analysis

The proposed converter operates in six modes according to the switching states of the primary MOSFETs and the secondary diodes, and the key waveforms are presented in Fig. 3. Before t0, since D34 and D25 are turned-on, the transformer secondary current \( i_{SC2} \) is zero. The transformer primary current \( i_{PH1} \) flows reversely through \( Q_1 \) and it equals the transformer magnetizing current \( i_{LM} \).

Mode 1 \((M_1, t_0-t_1)\): When \( Q_1 \) is turned-off at \( t_0 \), mode 1 begins. Since \( i_{PH1} \) has the negative initial current, it discharges the parasitic output capacitor of \( Q_1 \) and charges that of \( Q_2 \). When \( v_{ds}(Q_2) \) is decreased to \((1/2)\left[V_{FR}(N_2/N_1)V_0-2V_{FR}\right] \), \( D_2 \) is turned-on and \( i_{LM} \) is linearly increased by the applied voltage of \((1/2)(N_1/N_2)V_0 \). At the same time, \( L_R \) and \( C_R \) resonate with the applied voltage of \((1/2)(N_2/N_1)V_0 \). Provided that the gate signal is applied to \( Q_4 \) after the parasitic output capacitor of \( Q_4 \) is fully discharged, ZVS turn-on of \( Q_4 \) can be obtained.

Mode 2 \((M_2, t_1-t_2)\): When ZVS operation of \( Q_4 \) is finished and \( i_{PH1} \) is increased to zero, mode 2 begins at \( t_1 \). In mode 2, \( D_{34} \) maintains turn-on state and \( i_{LM} \) is linearly increased by the applied voltage of \((1/2)(N_1/N_2)V_0 \), as same as mode 1. Since \( v_{ds}(Q_2) \) is zero, \( L_R \) and \( C_R \) resonate with the applied voltage of \((1/2)(N_2/N_1)V_0 \).

Mode 3 \((M_3, t_2-t_3)\): When \( i_{PH1} \) becomes equal to \( i_{LM} \) and then \( i_{SC2} \) is zero, \( D_{34} \) is turned-off and mode 3 begins at \( t_3 \). \( L_R \) and \( C_R \) resonate with the applied voltage of \((1/2)V_0 \), and \( i_{PH1} \) maintains equal to \( i_{LM} \) in mode 3. When \( Q_4 \) is turned-off at \( t_4 \), mode 4 begins. The operations of mode 4, 5, and 6 are symmetrically same as those of mode 1, 2, and 3, respectively.
III. CROSS-REGULATION CHARACTERISTICS

To apply the proposed converter to the sustaining power supply VS and the addressing power supply VA of PDP power module, the lead characteristics of these power supplies are investigated and the cross-regulation characteristics of the proposed converter are analyzed.

A. Load characteristics of the sustaining and addressing outputs

The load currents and resistances of the sustaining and addressing power supplies are changed variously according to the displayed images of PDP. Fig. 5 shows the load currents of these power supplies at those images of PDP. The sustaining power supply has the heaviest load condition at full white image and the addressing power supply does at dot on/off image [1,2]. However, at these images, both the sustaining and the addressing power supplies do not have the heaviest load condition, simultaneously. That is, the addressing power supply has the light load condition at full white image and the sustaining power supply does at dot on/off image. At other images, both the sustaining and addressing power supplies have the moderate load condition. Furthermore, the sustaining and addressing power supplies do not operate at the same time. In other words, at a given image, the load currents of these power supplies are distributed periodically and alternatively. Therefore, the sustaining and addressing power supplies can be implemented as a single power stage with dual outputs.

B. Scheme 1: independent outputs

For dual outputs, the circuit diagram of the scheme 1 is shown in Fig. 6. The transformer \( T_s \) consists of one primary winding and two secondary windings. In addition, the secondary windings have the respective leakage inductances.

Therefore, using the FCS method with the secondary leakage inductors \( L_{s2} \) and \( L_{s3} \), we can derive the input-output voltage gains as follows:

\[
G_{DC1} = \frac{V_{in}}{V_o} = \frac{N_{s1}}{N_p} \sqrt{\frac{R_{on}}{\pi^2} \left( \alpha L_{s2} F_s \right)^2} = G_{COM},
\]

\[
G_{DC2} = \frac{V_{in}}{V_o} = \frac{N_{s2}}{N_p} \sqrt{\frac{R_{on}}{\pi^2} \left( \beta L_{s3} F_s \right)^2} = G_{COM},
\]

where \( G_{COM} \) is given by the equation (4),

\[
G_{COM} = \left( 1 - 4\pi^2 \alpha L_{s2} F_s \right)^{1/2} + 4\pi^2 \beta L_{s3} F_s^{2/3} \sqrt{1 + k \left( 1 - \frac{F_s}{F_s} \right)^2 + 4\pi^2 \alpha L_{s2} F_s^{2/3} + \frac{\alpha}{C_p} \left( 1 - 4\pi^2 \beta L_{s3} F_s^{2/3} \right) Q + \left( \frac{F_s}{F_s} \right)^2 \left( \frac{F_s}{F_s} \right)^2 + 2\pi\beta L_{s3} F_s^{2/3} Q}
\]

- 72 -
In the ideal case that the leakage inductances of the transformer secondary windings are zero, the voltage gain ratio \( \frac{G_{DC1}}{G_{DC2}} \) is exactly equal to the turns ratio of the transformer secondary windings \( N_{DC1}/N_{DC2} \), irrespective of the other conditions, as shown in the equations (2) and (3). Therefore, the cross-regulation of both outputs is guaranteed in the ideal case. On the other hand, the transformer has the leakage inductances in the secondary windings as well as the primary one in the practical case, consequently, the voltage gain ratio is not equal to the turns ratio of the transformer secondary windings, and it depends not only on the turns ratio but also on the secondary leakage inductances and the load resistances. The voltage gain ratio normalized by turns ratio is plotted in Fig. 7 as functions of the secondary leakage inductances with the circuit parameters of \( L_{N} = 12\mu\text{H}, L_{f} = 200\mu\text{H}, C_{R} = 100\text{nF}, F_{S} = 100\text{kHz}, \) and \( N_{S}:N_{S2} = 25:10:4 \).

C. Scheme 2: series-connected outputs

Like scheme 1, the circuit diagram of the scheme 2 for dual outputs is shown in Fig. 5. The transformer \( T_{2} \) consists of one primary winding and two secondary windings, which have the respective leakage inductances. Moreover, two outputs \( V_{O1} \) and \( V_{O2} \) are series-connected, and new outputs \( V_{O3} \) and \( V_{O4} \) are formed, as shown in Fig. 8. Therefore, the following equations can be defined:

\[
\begin{align*}
V_{O3} &= V_{O1} + V_{O2}, \\
V_{O4} &= V_{O2}, \\
I_{O3} &= I_{O1} + I_{O2}, \\
I_{O4} &= I_{O2}, \\
R_{O3} &= R_{O1} + R_{O2}, \\
R_{O4} &= R_{O2}.
\end{align*}
\]

Using the FCS method with the above-defined parameters and the secondary leakage inductors, the input-output voltage gain equations can be obtained as the following equations (5) and (6).

\[
\begin{align*}
G_{DC1} &= \frac{V_{O3}}{V_{S}} = G_{DC1} + G_{DC2}, \\
G_{DC2} &= \frac{V_{O4}}{V_{S}} = G_{DC2},
\end{align*}
\]

where \( G_{DC1} \) and \( G_{DC2} \) are defined in the equations (2) and (3). Similar to scheme 1, the cross-regulation of both outputs is guaranteed in the ideal case. Moreover, the voltage gain ratio \( G_{DC1}/G_{DC2} \) is also affected not only by the turns ratio \( N_{S}/N_{O} \) but also by the leakage inductances and the load resistances in the practical case. Therefore, to obtain the excellent cross-regulation characteristics, the secondary leakage inductances must be minimized. The voltage gain ratio normalized by turns ratio are plotted in Fig. 9 as functions of the secondary leakage inductances with the circuit parameters of \( L_{P} = 12\mu\text{H}, L_{f} = 200\mu\text{H}, C_{R} = 100\text{nF}, F_{S} = 100\text{kHz}, \) and \( N_{S}:N_{S2} = 25:10:4 \).

IV. EXPERIMENTAL RESULTS

To verify the operational principles and the cross-regulation characteristics of the proposed converter, two 440W prototypes of scheme 1 and 2 are implemented for the sustaining and addressing power supplies of PDP power module and only the sustaining output is controlled by feedback loop. Their design specifications are presented in TABLE I. In addition, TABLE II shows the key circuit parameters for scheme 1 and 2. The respective transformers \( T_{1} \) and \( T_{2} \) have the different turns ratio and secondary leakage inductances. Moreover, scheme 2 employs the lower voltage rating secondary diodes.

### TABLE I

<table>
<thead>
<tr>
<th>Design Specifications for PDP Power Module</th>
<th>385VDC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sustaining Power Supply</td>
<td></td>
</tr>
<tr>
<td>Regulated Output Voltage, ( V_{O}(\text{PS}) )</td>
<td>175V</td>
</tr>
<tr>
<td>Maximum Load Current, ( I_{O}(\text{PS}) )</td>
<td>2.5A</td>
</tr>
<tr>
<td>Maximum Output Power, ( P_{O}(\text{PS}) )</td>
<td>440W</td>
</tr>
<tr>
<td>Addressing Power Supply</td>
<td></td>
</tr>
<tr>
<td>Nominal Output Voltage, ( V_{O}(\text{AV}) )</td>
<td>70V</td>
</tr>
<tr>
<td>Maximum Load Current, ( I_{O}(\text{AV}) )</td>
<td>2.0A</td>
</tr>
<tr>
<td>Maximum Output Power, ( P_{O}(\text{AV}) )</td>
<td>140W</td>
</tr>
</tbody>
</table>

### TABLE II

<table>
<thead>
<tr>
<th>Key Circuit Parameters for Scheme 1 and Scheme 2</th>
<th>FQA24560 (600V, 24A)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Primary MOSFETs, ( Q_{1} ) and ( Q_{2} )</td>
<td></td>
</tr>
<tr>
<td>Resonant Inductor, ( L_{R} )</td>
<td>12\muH</td>
</tr>
<tr>
<td>Resonant Capacitor, ( C_{R} )</td>
<td>47\muF, 630V, 2EA</td>
</tr>
<tr>
<td>Turn Ratio, ( N_{S}/N_{O} )</td>
<td>25:10:4</td>
</tr>
<tr>
<td>Primary Magnetizing Inductor, ( L_{M} )</td>
<td>200\muH</td>
</tr>
<tr>
<td>Primary Leakage Inductor, ( L_{L} )</td>
<td>4.6\muH</td>
</tr>
<tr>
<td>Secondary Leakage Inductor 1, ( L_{S1} )</td>
<td>0.34\muH</td>
</tr>
<tr>
<td>Secondary Leakage Inductor 2, ( L_{S2} )</td>
<td>0.099\muH</td>
</tr>
<tr>
<td>Secondary Diodes, ( D_{S1} ) and ( D_{S2} )</td>
<td>STTH2003(100V, 20A)</td>
</tr>
<tr>
<td>Secondary Diodes, ( D_{S3} ) and ( D_{S4} )</td>
<td>STPS02010(100V, 20A)</td>
</tr>
<tr>
<td>Turn Ratio, ( N_{S}/N_{O} )</td>
<td>25:6:4</td>
</tr>
<tr>
<td>Primary Magnetizing Inductor, ( L_{M} )</td>
<td>198\muH</td>
</tr>
<tr>
<td>Primary Leakage Inductor, ( L_{L} )</td>
<td>4.33\muH</td>
</tr>
<tr>
<td>Secondary Leakage Inductor 1, ( L_{S1} )</td>
<td>0.070\muH</td>
</tr>
<tr>
<td>Secondary Leakage Inductor 2, ( L_{S2} )</td>
<td>0.060\muH</td>
</tr>
<tr>
<td>Secondary Diodes, ( D_{S1} ) and ( D_{S2} )</td>
<td>STPS0215(100V, 20A)</td>
</tr>
<tr>
<td>Secondary Diodes, ( D_{S3} ) and ( D_{S4} )</td>
<td>STPS0210(100V, 20A)</td>
</tr>
</tbody>
</table>
A. Experiment of the proposed converter

The key current waveforms of scheme 1 and 2 are shown in Fig. 10 at full load condition (580W), and they are well-agreed to the theoretical waveforms of Fig. 3 and well-balanced around zero. In addition, scheme 1 and 2 show the same primary current waveforms, but the different secondary current waveforms according to the output connections. Fig. 11 shows the key switching waveforms of scheme 1 and 2. In both schemes, the primary MOSFETs are turned-on under ZV condition, and the secondary diodes are turned-on and turned-off under ZC condition. Moreover, the voltage stresses of the secondary diodes are clamped to \( V_{ON} \) and \( V_{OD} \), and \( D_{NA} \) and \( D_{NB} \) of scheme 2 has much lower voltage stress than \( D_{SA} \) and \( D_{SB} \) of scheme 1, as shown in Fig. 11. Finally, the measured efficiencies of scheme 1 and 2 are 96.21% and 96.69%, respectively, at full load condition.

B. Experiment for the cross-regulation characteristics

Above all, the cross-regulation characteristics of the proposed converter are investigated at the static (DC) load condition. Fig. 12(a) shows the variation of the addressing output voltage as a function of the sustaining output current under the zero addressing output current condition. On the contrary, the variation of the addressing output voltage is plotted in Fig. 12(b) as a function of the addressing output current under the zero sustaining current condition. The maximum variation of the addressing output voltage is measured to 5.42V (7.93%) of scheme 1 and 1.97V (2.88%) of scheme 2. As investigated, scheme 2 shows the better cross-regulation characteristics than scheme 1 at the static (DC) load condition.

Furthermore, the cross-regulation characteristics at the dynamic (AC) load condition are examined. First, the pulsating square current from zero to maximum 2.5A is imposed on the sustaining output under the zero addressing output current condition. Fig. 13 shows its resulting waveforms. In both schemes, the sustaining and addressing output voltages are well regulated, because the sustaining output is controlled by feedback loop and the addressing output has no load current. Next, the variation of the addressing output voltage is presented in Fig. 14, imposing the pulsating current from zero to maximum 2.0A on the addressing output under the zero sustaining output current condition. Since the addressing output of scheme 1 is not controlled and has pulsating output current, the addressing output shows the voltage variation of 1.8V (2.74%), as can be seen in Fig. 14(a). On the other hand, the addressing output of scheme 2 has the much smaller voltage variation below 0.5V (0.74%). Therefore, scheme 2 shows the excellent cross-regulation characteristics at the dynamic (AC) load condition, too. Finally, the cross-regulation characteristics of scheme 2 are experimentally verified by applying to 42-inch SD PDP TV at full white image. The measured voltage variations of the sustaining and addressing outputs are 1.76V (1.01%) and 0.73V (1.04%), respectively. This is the reasonable variation enough to guarantee the good operation of PDP TV.

V. CONCLUSIONS

In this paper, a new multi-output LLC resonant converter is proposed for high efficiency and low cost PDP power module. The proposed converter guarantees the soft switching of the primary MOSFETs and the secondary diodes in the overall input voltage and output load ranges. Moreover, the primary MOSFETs and the secondary diodes have low voltage stresses clamped to input and the output voltages, respectively. Therefore, the proposed converter shows the high efficiency about 97% due to the minimized switching and conduction losses. The proposed converter shows the excellent cross-regulation characteristics and these are confirmed experimentally. The proposed converter is expected to be suitable for the high efficiency and low cost PDP power module and other multi-output applications.

REFERENCES