Two-dimensional numerical simulation study on the nanowire-based logic circuits.
Chang-Yong Choi, Won-Ju Cho, Hong-Bay Chung, Sang-Mo Koo
Kwangwoon Univ.

Abstract: One-dimensional (1D) nanowires have been received much attention due to their potential for applications in various field. Recently some logic applications fabricated on various nanowires, such as ZnO, CdS, Si, are reported. These logic circuits, which consist of two- or three field effect transistors (FETs), are basic components of computation machine such as central process unit (CPU). FETs fabricated on nanowire generally have surrounded shapes of gate structure, which improve the device performance. Highly integrated circuits can also be achieved by fabricating on nano-scaled nanowires. But the numerical and SPICE simulation about the logic circuitry have never been reported and analyses of detailed parameters related to performance, such as channel doping, gate shapes, source/drain contact and etc., were strongly needed. In our study, NAND and NOT logic circuits were simulated and characterized using 2- and 3-dimensional numerical simulation (SILVACO ATLAS) and built-in spice module(mixed mode).

Key Words: nanowire, simulation, logic, mixed mode

감사의 글
본 논문은 산업자원부가 지원하는 국가 반도체연구사업인 "시스템접적반도체기반기술개발사업(시스템IC2010)을 통해 개발된 결과임을 밝힙니다.