A Novel Two-Switch Active Clamp Forward Converter for High Input Voltage Applications

Jae-Kuk Kim, Won-Sik Oh, and Gun-Woo Moon*

Department of Electrical Engineering and Computer Science
Korea Advanced Institute of Science and Technology (KAIST)
335, Gwahangno, Yuseong-Gu, Daejeon, 305-701, Republic of Korea

Abstract

A novel two-switch active clamp forward converter suitable for high input voltage applications is proposed. The main advantage of the proposed converter, compared to the conventional active forward converters, is that circuit complexity is reduced and the voltage stress of the main switches is effectively clamped to either the input voltage or the clamping capacitor voltage by two clamping diodes without limiting the maximum duty ratio. Also, the clamping circuit does not include additional active switches, so a low cost can be achieved without degrading the efficiency. Therefore, the proposed converter can feature high efficiency and low cost for high input voltage applications. The operational principles, features, and design considerations of the proposed converter are presented in this paper. The validity of this study is confirmed by the experimental results from a prototype with 200W, 375V input, and 12V output.

1. Introduction

Most of the PC power supply system has two stages as shown in Fig.1. It is customary to add a front-end rectifier part, which functions as the power-factor correction for the standards of the harmonic regulation. The nominal voltage of 400V obtained from ac-line voltage (90-265 V_{\text{rms}}) should be converted to the lower voltages such as 12V, 5V, and 3.3V for HDD, graphic card, on-board DC/DC converter and so on. The DC/DC converter performs this conversion and requires low output voltage, high output current, and high efficiency. The forward converter topology is one of the most popular switching topologies for low and medium power applications. In particular, the forward with the active-clamp reset offers many advantages over the forward converter with other reset methods: the active reset circuit, switching operation with duty-cycle higher than 50%, and achievement of zero-voltage switching (ZVS) [1]-[3]. However, it is not suitable for high input voltage applications. The power factor correction (PFC) circuit using a boost rectifier of which output voltage is around 400Vdc. In this case, the voltage stresses on switches are greater than 800V. Thus, high voltage rating switches should be used and in consequence efficiency and cost are degraded.

In the circuit [3], only two small clamping diodes are used for reducing the voltage stress and eliminating the imbalance problem of the two main switches. Both of the main switches are clamped to the input voltage. Also, compared to the previous converters, the cost can be reduced considerably. However, since the clamp capacitor is also clamped to the input voltage, the maximum duty ratio is limited to under 50%. For wide range input voltage applications such as the applications with the hold-up time requirement, this converter is not appropriate.

This paper proposes a novel two-switch active clamp forward (ACF) converter with two clamping diodes. The ZVS mechanism of the main and auxiliary switch is the same as that of the conventional ACF converters. The two clamping diodes provide not only clamping the voltage of the main switches, but also increasing the duty ratio to over 50% without additional components, compared to the converter [3].

2. Operational Principle

Fig. 2 shows the circuit configuration of the proposed two-switch ACF converter. The main switches Q_{M1} and Q_{M2} are operated in a duty ratio of D, and the switch Q_{A} is operated with complementary to the main switches. Fig. 3 shows the key
operating waveforms of the proposed converter in the steady state.

Mode 1 \([t_0-t_1]\): Mode 1 begins when the commutation of \(i_{Q1}(t)\) and \(i_{Q2}(t)\) is completed. Then, \(i_{Q1}(t)\) flows through \(D_1\). Since \(Q_{M1}\) and \(Q_{M2}\) are on state and \(Q_S\) is off state, \(V_S\) is applied to \(L_{AG} + L_m\) and \(V_{pri}/n - V_o\) is applied to \(L_o\) where \(n = N_p/n_3\) is transformer turns ratio. Therefore, the power is transferred from input to output.

Mode 2 \([t_1-t_2]\): This mode begins when \(Q_{M1}\) and \(Q_{M2}\) are turned off. Until \(v_{Q1}(t)\) becomes \(0\) V, diode \(D_2\) is still reverse biased. It assumes that \(i_{Q2}(t)\) is constant during this mode. Therefore, \(C_{OSS1}\) and \(C_{OSS2}\) are charged and \(C_{OSS3}\) is discharged, respectively.

Mode 3 \([t_2-t_3]\): When \(V_{Q1}(t) + V_{OSS1}(t)\) increases to \(V_S\), \(v_{Q2}(t)\) reaches \(0\) V and \(i_{Q2}(t)\) begins to freewheel through \(D_1\) and \(D_2\). \(C_{OSS1}\) and \(C_{OSS2}\) are charged and \(C_{OSS3}\) is discharged in a resonant manner of \(L_{AG} + 3/2C_{OSS}\). As \(i_{Q2}(t)\) decreases, \(i_{Q1}(t)\) decreases and \(i_{Q2}(t)\) increases.

Mode 4 \([t_3-t_4]\): This mode begins when \(v_{Q2}(t)\) is clamped to \(V_S\) through \(D_{C2}\), and \(i_{Q2}(t)\) flows through \(D_{C1}\). \(L_{AG}\) resonates with \(C_{OSS1} + C_{OSS3} = 2C_{OSS}\).

Mode 5 \([t_4-t_5]\): After \(V_{Q2}(t)\) reaches \(V_C\), \(D_{C2}\) turns on and clamps the \(Q_{M2}\). \(i_{Q2}(t)\) flows through the body diode of \(Q_{M2}\) and the ZVS of \(Q_{M2}\) is achieved. Because \(D_1\) and \(D_2\) are conducting, the voltage across the transformer is \(0\) V and \(V_C\) is all reversely applied to \(L_{AG}\). Therefore, \(i_{Q2}(t)\) rapidly decreases.

Mode 6 \([t_5-t_6]\): When \(i_{Q2}(t)\) reaches the transformer magnetizing current \(i_{m}(t)\), \(D_2\) is turned off with \(D_2\) still conducting. Since \(V_C\) is applied to \(L_{AG} + L_m\) and \(V_S\) is applied to \(L_o\) reversely.

Mode 7 \([t_6-t_7]\): This mode begins when \(Q_2\) is turned off. \(i_{Q2}(t)\) charges \(C_{OSS1}\) and \(C_{OSS3}\) simultaneously. It is assumed that \(i_{Q2}(t)\) is constant during this mode. Therefore, \(V_{Q1}(t)\) increases, and \(v_{Q2}(t)\) and \(v_{OSS}(t)\) decreases.

Mode 8 \([t_7-t_8]\): After \(v_{Q2}(t) + v_{Q3}(t)\) decreases to \(0\), \(v_{Q2}(t)\) begins to freewheel through \(D_1\) and \(D_2\). \(C_{OSS1}\) and \(C_{OSS2}\) are discharged and \(C_{OSS3}\) is charged in a resonant manner of \(L_{AG} + 3/2C_{OSS}\). As \(i_{Q2}(t)\) decreases, \(i_{Q1}(t)\) increases and \(i_{Q2}(t)\) decreases.

Mode 9 \([t_8-t_9]\): After \(v_{OSS}(t)\) reaches \(0\), \(i_{Q2}(t)\) flows through the body diode of \(Q_{M2}\) and the ZVS of \(Q_{M2}\) is achieved. Because \(D_1\) and \(D_2\) are still conducting, the voltage across the transformer is \(0\) V and \(V_S\) is all applied to \(L_{AG}\). At \(t_9\), the commutation between \(i_{Q2}(t)\) and \(i_{Q3}(t)\) is finished.

3. Features and Characteristics

The DC conversion ratio of the proposed converter is the same as that of the conventional ACF converter as following equation (18).

\[ V_o = D \times n. \]

A. Effective Clamping Circuits

The primary circuits and the voltage stresses of the switches of conventional two-switch ACF converters [3] and the proposed converter are compared in Fig. 4. The conventional ACF converter has only one main switch and no additional clamping circuit as shown in Fig. 4(a). The voltage stress of the main switch is \(V_S + V_C\). Because the load current \(I_{n}/n\) flows through the main switch, the voltage rating of the main switch which influences the drain-source resistance of MOSFET is important. Therefore, the efficiency of the conventional ACF converter with a main switch of high voltage rating would be degraded. The converter [3] has two main switches and two additional clamping diodes, as shown in Fig. 4(b). The two clamping diodes are used for clamping each main switch to the input voltage. Therefore, low voltage rating switches can be used and efficiency can be increased. However, the two clamping diodes also clamp the clamping capacitor \(C_C\) to the input voltage. Therefore, the maximum duty ratio is limited to 50%. The proposed ACF converter consists of two main switches and two clamping diodes, as shown in Fig. 4(c). Unlike the converter [3], \(Q_{M2}\) is clamped to \(C_C\) through \(D_{C2}\). The clamping path of the clamping capacitor through two diodes cannot be maintained and clamping capacitor voltage can vary over input voltage. Therefore, the maximum duty ratio can be increased to over 50%.

B. Device Voltage Stress

The voltage stress of each switch is given by
\[ V_{\text{DM1}} = V_{S,\text{nom}} \]  
\[ V_{\text{DM2}} = V_C = \frac{D_{\text{max}}}{1 - D_{\text{max}}} \times V_{S,\text{min}} \]  
\[ V_{\text{DM3}} = V_S + V_C = \max \left[ \frac{1}{1 - D_{\text{max}}} \times V_{S,\text{nom}}, \frac{1}{1 - D_{\text{max}}} \times V_{S,\text{min}} \right] \]  

where, \( V_{S,\text{nom}} \) and \( D_{\text{max}} \) is the nominal input voltage and nominal duty ratio, respectively and \( V_{S,\text{min}} \) is the minimum input voltage which is reached after the hold-up time.

The voltage stress of \( Q_1 \) has two different forms according to the duty ratio and the maximum value of the two is the stress of \( Q_2 \). It is assumed that the output voltage of the PFC circuit is well regulated at \( V_{S,\text{nom}} \). Thus, \( V_{S,\text{nom}} \) is the maximum voltage of the bulk capacitor.

The voltage stress of each diode is given by

\[ V_{D_1} = \frac{1}{1 - D_{\text{max}}} \times V_{O} \]  
\[ V_{D_2} = \frac{1}{D_{\text{max}}} \times V_{O} \]  

4. Design Considerations

A. Considering the Hold-Up Time

Hold-up time requirement is special requirement for PC power systems. It requires the system to provide output voltage within regulation for 17ms after loss of AC input at full load condition. Therefore, hold-up time should be considered to decide the nominal and maximum duty ratio.

B. Decision of the nominal duty ratio

Fig. 5 shows voltage stresses of each device according to nominal duty ratio \( D_{\text{nom}} \). As seen in Fig. 5, the voltage stress of \( Q_2 \), is nominal input voltage and that of \( Q_{\text{DM1}} \) increases according to the duty ratio as shown in Fig. 5(a). The voltage stress of \( Q_2 \) can be obtained in two cases of \( V_{S,\text{nom}} \) and \( V_{S,\text{min}} \). As shown in Fig. 6(b), the bold line is the maximum voltage stress of \( Q_2 \). The voltage stress of \( D_1 \) increases and that of \( D_2 \) decreases according to the duty ratio as shown in Fig. 5(c). However, the nominal duty ratio for minimum voltage stress of the two secondary diodes can be accomplished at the node (design point) in Fig. 5(c).

5. Experimental Results

A 200W prototype of the proposed two-switch ACF converter with 375V input and 12V output operating at 72kHz has been built and tested to verify the principles of operation. The nominal duty ratio is 47.1% and the maximum duty ratio of 52.8% is used to minimize the voltage stresses of the secondary diodes. The minimum input voltage is about 335V.

Fig. 6 shows the waveforms of the primary voltage, leakage current, switches voltage and the secondary diode voltages at nominal input voltage and full load. Fig. 7 shows the measured efficiencies of the proposed two-switch ACF converter with the conventional ACF converter for comparison. The maximum overall efficiency is about 88%.

6. Conclusion

A novel two-switch ACF converter using the clamping diodes is presented. The proposed converter has features such as low voltage stress of main switches, low cost, wide range of duty ratio and high efficiency. Through the experiment, it is confirmed that the voltage stresses of the main switches are effectively clamped to either the input voltage or the clamping capacitor voltage. Moreover, the experimental result shows that the efficiency of the proposed converter is higher than that of the conventional ACF converter at all load conditions. Therefore, the proposed converter is well suited for high input voltage applications.

Acknowledgment

This work was supported by the ERC program of the Korea Science and Engineering Foundation (KOSEF) grant funded by the Korea Ministry of Education, Science and Technology (MEST) (No. R11-2007-045-02003-0).

Reference

