Design Considerations of Asymmetric Half-Bridge for Capacitive Wireless Power Transmission

Truong Chanh Tin* and Sung-Jin Choi**
School of Electrical Engineering, University of Ulsan, South Korea
*chanhtin990@gmail.com, **schoi@ulsan.ac.kr

Abstract—Capacitive power transfer has an advantage in the simplicity of the energy link structure. So, the conventional phase-shift full bridge sometime is not always the best choice because of its complexity and high cost. On the other hand, the link capacitance is usually very low and requires high-frequency operation, but, the series resonant converter loses zero-voltage switching feature in the light load condition, which makes the switching loss high especially in CPT system. The paper proposes a new low-cost topology based on asymmetric half-bridge to achieve simplicity as well as wide zero voltage switching range. The design procedure is presented, and circuit operations are analyzed and verified by simulation.

Keywords—Zero voltage switching, capacitive wireless power transfer, asymmetric half-bridge

I. INTRODUCTION

Nowadays, wireless power transfer is widely applied in electric vehicles, internet of thing devices, light-emitting diode, and biomedical application [1]. The inductive wireless power transfer (IPT) has been accepted with successful implementations. Recently, the capacitive wireless power transfer (CPT) has been proposed as the solution to replace the IPT systems as shown in Fig. 1. It uses electric fields instead of magnetic fields, to transfer energy through metal barriers without significant power losses. The advantage of CPT is the reduction of the cost and weight of energy coupler structure. Among various topology available in CPT systems [2], [3], [4], phase-shift full-bridge is usually regarded as the most suitable topology, because it can control the magnitude and frequency of the primary voltage. However, it requires four power switches and gate drivers, which makes the system complex and expensive. On the other hand, in order to achieve ZVS, the operating frequency should be tied to the inductive region which is placed above the resonant frequency. So, the gain curve is heavily dependent on the load, which makes the control difficult. Furthermore, it only steps down the voltage gain and thus cannot cover the wide input voltage variations.

To overcome these problems, a new half-bridge structure incorporating a buck-boost is proposed as shown in Fig. 2. The output voltage can be regulated by the duty ratio control that can achieve a wide input range. The proposed structure provides wide zero-voltage-switching (ZVS) by adding the parallel inductance, $L_p$, and operates in a resonant mode where the control becomes easy. Furthermore, the boost operation is possible. In this paper, the operating principle is presented with operation mode and zero voltage switching analysis.

II. PROPOSED TOPOLOGY

Figure 2 shows the proposed topology, where two active switches, $S_1$ and $S_2$, are driven by asymmetrical pulse-width-modulated (APWM) gating pulses, and the floating capacitor, $C_{ov}$, together with the parallel inductor, $L_p$, forms a buck-boost configuration [5]. Therefore, the average voltage of the capacitor and the peak-to-peak current in the parallel inductor can be derived as

$$V_{cr} = \frac{D}{1-D} V_i$$  \hspace{1cm} (1)

and

$$\Delta L_p = \frac{T D}{L_p} V_i.$$  \hspace{1cm} (2)

Because the proposed topology is controlled by a PWM gating signal at the resonant frequency, $f_o$, and mostly operated in the high quality factor of the resonance, the primary voltage waveform, $v_{ph}(t)$, is expressed by the Fourier series, and only the fundamental component can be considered for simplicity. Thus, the magnitude of the fundamental voltage is well approximated by

$$v_{ph}(t) = \frac{2V_i}{\pi(1-D)} \sin(\pi D),$$  \hspace{1cm} (3)

where

$$f_o = \frac{1}{2\pi \sqrt{L_p(C_{\text{link1}} || C_{\text{link2}})}}.$$  \hspace{1cm} (4)

Since the buck-boost converter and the half-bridge [5] are merged together, it is clear that the output voltage can be regulated directly by changing the duty ratio of $S_1$ and the dc voltage gain is given by

$$V_o = \frac{\sin(\pi D)}{2(1-D)} V_i.$$  \hspace{1cm} (5)

Figure 3 shows that the voltage gain of the proposed topology is wide in comparison with the conventional half-bridge. However, since the switching voltage stress increases as the voltage gain increases, the maximum allowable duty should be limited.

III. OPERATION ANALYSIS

The operation analysis for each time interval in Fig. 4 is shown as follows.

- - 139 -
Stage 1 \( [t_0 < t < t_1] \): The switch \( S_1 \) is turned ON while the switch \( S_2 \) is OFF. The current in \( L_p \) is charged as (6), and the drain-to-source voltage of switch \( S_2 \) reaches its maximum value as (7), and the primary voltage, \( V_{ps} \), becomes the same as the input voltage, \( V_i \).

\[
i_p(t) = \frac{V_i}{L_p}(t - t_0) + i_p(t_0) \quad (6)
\]

\[
V_{cd2}(t_0) = \frac{V_s}{1 - D} \quad (7)
\]

Stage 2 \( [t_1 < t < t_2] \): It starts when the switch \( S_1 \) is turned OFF while the switch \( S_2 \) is still OFF. The energy stored in the inductors, \( L_p \) and \( L_r \), charge the parasitic output capacitor of \( S_2 \) while the output capacitor of \( S_1 \) is discharged, which makes the ZVS possible.

Stage 3 \( [t_2 < t < t_3] \): It starts when the switch \( S_2 \) is turned ON while the switch \( S_1 \) is OFF. At \( t = t_2 \), the parasitic output capacitor of \( S_2 \) is fully discharged. Thus, \( S_2 \) turns ON in ZVS condition, the drain-to-source voltage of switch \( S_1 \) reaches its maximum value as in (8) and the current flowing in \( L_p \), \( C_{cr} \), and \( L_r \) are summed to be zero as in (9).

\[
v_{cd2}(t_2) = \frac{V_s}{1 - D}, \quad (8)
\]

\[
i_p(t_2) + i_{cr}(t_2) = 0. \quad (9)
\]

Stage 4 \( [t_3 < t < t_4] \): It starts when the switch \( S_2 \) is turned OFF while \( S_1 \) is OFF. In this stage, the energy stored in the inductors \( L_p \) and \( L_r \) is used to charge the parasitic output capacitor of \( S_2 \) and discharge the output capacitor of \( S_1 \). Thus, the ZVS can be achieved.

IV. ZERO VOLTAGE SWITCHING CONDITION

This section discusses the ZVS condition in the proposed method. The ZVS occurs while the parasitic output capacitor of the switch is initially at zero before the switch turns on [6]. Considering the total charge in \( C_{ds1} \) and \( C_{ds2} \), which is given by

\[
q_{cw} = (C_{ds1} + C_{ds2}) \frac{V_s}{1 - D}. \quad (10)
\]

This amount of charge needs to be displaced during the dead-time, \( t_d \), to satisfy the ZVS. The maximum amount of charge is the total charge in \( L_p \) that can be expressed as follows.

\[
q_{Lp} = \frac{\theta_d}{\theta} \left( \frac{V_i}{aL}(\theta_d - 2\pi D) + i_{cr}(-\pi D) \right), \quad (11)
\]

where

\[
\theta_d = \frac{2\pi}{T} t_d. \quad (12)
\]

TABLE I

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_s )</td>
<td>100V</td>
</tr>
<tr>
<td>( V_o )</td>
<td>115V</td>
</tr>
<tr>
<td>Duty</td>
<td>0.5</td>
</tr>
<tr>
<td>( f_o )</td>
<td>14kHz</td>
</tr>
<tr>
<td>( L_p )</td>
<td>246\mu H</td>
</tr>
<tr>
<td>( C_{ds1} )</td>
<td>240pF</td>
</tr>
<tr>
<td>( C_{ds2} )</td>
<td>0.1\mu F</td>
</tr>
<tr>
<td>( L_r )</td>
<td>1407\mu H</td>
</tr>
<tr>
<td>( C_{link} )</td>
<td>1.8\mu F</td>
</tr>
<tr>
<td>( R_L )</td>
<td>20W</td>
</tr>
<tr>
<td>( t_d )</td>
<td>300ns</td>
</tr>
</tbody>
</table>
To satisfy ZVS, the condition of \( q_L \) should be met, and is given by
\[
\theta_d \left( \frac{V_i}{\omega} \left( \theta_d - 2\pi D \right) + Ip \left( -\pi D \right) \right) \geq \left( C_{d1} + C_{d2} \right) \frac{V_s}{1-D}.
\] (13)

V. SIMULATION RESULTS

The proposed topology is verified by the simulation in PSIM. Table I shows parameters of simulation. The ZVS condition is achieved as shown in Fig. 5. The values from the simulation are almost same as the theoretical calculation. The waveforms of the current in the parallel inductor and the current of the clamp capacitor match well with operation analysis in section II.

VI. CONCLUSION

This paper proposes an asymmetry half-bridge topology for capacitive wireless power transmission. Since it has the features of the wide voltage gain, less active component, simple gate driving, and wide ZVS range, it is expected to further strengthen the merits of CPT over IPT system.

REFERENCES


