References
- K. Kyeong and H. Kim, "Classification of Mixed-Type Defect Patterns in Wafer Bin Maps Using Convolutional Neural Networks," in IEEE Transactions on Semiconductor Manufacturing, vol. 31, no. 3, pp. 395-402, Aug. 2018
- Seung-Hyun Choi, Dong-Hee Lee, Eun-Su Kim, Young-Mok Bae, Young-Chan Oh, Kwang-Jae Kim, Development of a spatial dimension-based taxonomy for classifying the defect patterns in a wafer bin map, Advanced Engineering Informatics, Volume 60, 2024
- M. Saqlain, Q. Abbas and J. Y. Lee, "A Deep Convolutional Neural Network for Wafer Defect Identification on an Imbalanced Dataset in Semiconductor Manufacturing Processes," in IEEE Transactions on Semiconductor Manufacturing, vol. 33, no. 3, pp. 436-444, Aug. 2020