ETRI Journal

Electronics and Telecommunications Research Institute (한국전자통신연구원)
권호 표지

A Low Power Analog CMOS Vision Chip for Edge Detection Using Electronic Switches

  • Kim, Jung-Hwan (Department of Electronics, Kyungpook National University) ;
  • Kong, Jae-Sung (Department of Electronics, Kyungpook National University) ;
  • Suh, Sung-Ho (Department of Electronics, Kyungpook National University) ;
  • Lee, Min-Ho (School of Electrical Engineering and Computer Science, Kyungpook National University) ;
  • Shin, Jang-Kyoo (School of Electrical Engineering and Computer Science, Kyungpook National University) ;
  • Park, Hong-Bae (School of Electrical Engineering and Computer Science, Kyungpook National University) ;
  • Choi, Chang-Auck (Basic Research Laboratory, ETRI)
  • Received : 2005.01.12
  • Published : 2005.10.31
Download PDF
⟨ Previous Next ⟩

Abstract

An analog CMOS vision chip for edge detection with power consumption below 20mW was designed by adopting electronic switches. An electronic switch separates the edge detection circuit into two parts; one is a logarithmic compression photocircuit, the other is a signal processing circuit for edge detection. The electronic switch controls the connection between the two circuits. When the electronic switch is OFF, it can intercept the current flow through the signal processing circuit and restrict the magnitude of the current flow below several hundred nA. The estimated power consumption of the chip, with $128{\times}128$ pixels, was below 20mW. The vision chip was designed using $0.25{\mu}m$ 1-poly 5-metal standard full custom CMOS process technology.

Keywords

References

  1. Analog VLSI Implementations of Neural Systems Mead, C.A.
  2. Advances in Neural Information Processing Systems v.4 A Contrast Sensitive Silicon Retina with Reciprocal Synapses Boahen, K.A.;Andreou, A.G.
  3. IEEE Transaction on Electron Devices v.44 no.10 An Artificial Retina Chip with Current-Mode Focal Plane Image Processing Functions Funatsu, E.;Nitta, Y.;Miyake, Y.;Toyoda, T.;Ohta, J.;Kyuma, K.
  4. Neural Networks v.1 A Silicon Model of Early Visual Processing Mead, C.A.;Mahowald, M.A.
  5. Sensors and Actuators v.A108 A Foveated-Structure CMOS Retina Chip for Edge Detection with Local Light Adaptation Park, D.S.;Kim, J.H.;Kim, H.S.;Park, J.H.;Shin, J.K.;Lee, M.H.
  6. IEEE Trans. Neural Networks v.14 no.5 An Analog VLSI Chip Emulating Sustained and Transient Response Channels of the Vertebrate Retina Kameda, S;Yagi, T.
  7. Optical Review v.8 no.5 Signal Formation of Image-Edge Motion Based on Biological Retina Networks and Implementation into an Analog Metal-Oxide-Silicon Circuit Yamada, H.;Miyashita, T.;Ohtani, M.;Nishio, K.;Yonezu, H.;Furukawa, Y.
  8. Systems and Computers in Japan v.30 no.1 A Parallel Analog Intelligent Vision Sensor with a Variable Receptive Field Yagi, T.;Kameda, S.
  9. Analog VLSI and Neural Systems Mead, C.A.
  10. Vision Chips Alireza Moini
  11. ETRI J. v.25 no.2 A Probabilistic Network for Facial Feature Verification Choi, Kyoung-Ho;Yoo, Jae-Joon;Hwang, Tae-Hyun;Park, Jong-Hyun;Lee, Jong-Hoon
  12. ETRI J. v.25 no.2 A Direction-Based Vascular Pattern Extraction Algorithm for Hand Vascular Pattern Verification Im, Sang-Kyun;Choi, Hwan-Soo;Kim, Soo-Won