DOI QR코드

DOI QR Code

A Lock-Time Improvement for an X-Band Frequency Synthesizer Using an Active Fast-Lock Loop Filter

  • Heo, Yun-Seong (Department of Radio Science & Engineering, Chungnam National University) ;
  • Oh, Hyun-Seok (Department of Radio Science & Engineering, Chungnam National University) ;
  • Jeong, Hae-Chang (Department of Radio Science & Engineering, Chungnam National University) ;
  • Yeom, Kyung-Whan (Department of Radio Science & Engineering, Chungnam National University)
  • Received : 2011.02.11
  • Published : 2011.06.30

Abstract

In phase-locked frequency synthesizers, a fast-lock technique is frequently employed to overcome the trade-off between a lock-time and a spurious response. The function of fast-lock in a conventional PLL (Phased Lock Loop) IC (Integrated Circuit) is limited by a factor of 16, which is usually implemented by a scaling of charge pumper, and consequently a lock time improvement of a factor of 4 is possible using the conventional PLL IC. In this paper, we propose a novel external active fast-lock loop filter. The proposed loop filter provides, conceptually, an unlimited scaling of charge pumper current, and can overcome conventional trade-off between lock-time and spur suppression. To demonstrate the validity of our proposed loop-filter, we fabricated an X-band frequency synthesizer using the proposed loop filter. The loop filter in the synthesizer is designed to have a loop bandwidth of 100 kHz in the fast-lock mode and a loop bandwidth of 5 kHz in the normal mode, which corresponds to a charge pumper current change ratio of 400. The X-band synthesizer shows successful performance of a lock-time of below 10 ${\mu}sec$ and reference spur suppression below -64 dBc.

Keywords

References

  1. U. L. Rohde, Microwave and Wireless Synthesizers Theory and Design, Wiley, pp. 1-4, 1997.
  2. C. S. Vaucher, "An adaptive PLL tuning system architecture combining high spectral purity and fast settling time," IEEE J. Solid State Circuits, vol. 35, no. 4, pp. 490-502, Apr. 2000. https://doi.org/10.1109/4.839909
  3. W. H. Chiu, Y. H. Huang, and T. H. Lin, "A dynamic phase error compensation technique for fastlocking phase-locked loop," IEEE J. Solid State Circuits, vol. 45, no. 6, pp. 1137-1148, Jun. 2010. https://doi.org/10.1109/JSSC.2010.2046235
  4. K. H. Woo, Y. Liu, E. Nam, and D. H. Ham, "Fastlock hybrid PLL combining fractional-N and integer- N modes of differing bandwidths," IEEE J. Solid State Circuits, vol. 43, no. 2, pp. 379-389, Feb. 2008. https://doi.org/10.1109/JSSC.2007.914281
  5. X. F. Kuang, N. J. Wu, "A fast-settling PLL frequency synthesizer with direct frequency presetting," in IEEE ISSCC Dig. Tech. Papers, pp. 741-742, Feb. 2006. https://doi.org/10.1109/ISSCC.2006.1696113
  6. S. Shin, K. Lee, and S. -M. Kang, "4.2 mW CMOS frequency synthesizer for 2.4 GHz ZigBee application with fast settling time performance," in Microwave Symp. Dig., pp. 411-414, Jun. 2006.
  7. LMX2486, 1-4.5 GHz High Performance Delta-sigma Low Power Dual PLLatinum Frequency Synthesizers with 3 GHz integer PLL, National, Available: http://www.national.com
  8. D. Barberjee, PLL Performance, Simulation, and Design, 4th Ed., 2006.
  9. National Semiconductor, A Fast Locking Scheme for PLL Synthesizer, AN-1000, 1995.
  10. HMC514LP5, MMIC VCO w/Half frequency output & divide-by-4, 11.17-12.02 GHz, Hittite, Available: http://www.hittite.com
  11. National Semiconductor, PLL Performance, Simulation, and Design, 2nd Ed., 2001.
  12. LM6211, Low Noise, RRO Operational Amplifier with CMOS Input and 24V Operation, National, Available: http://www.national.com/
  13. 74AHC1G00, Inverter, Philips, Available: http://www. semiconductors.philips.com/
  14. 74AHCT1G66, Bilateral switch, philips, Available: http://www.semiconductors.philips.com/
  15. MIL-STD-810, X-band synthesizer, KOSPACE Available: http://www.kospace.com
  16. X-BAND SYNTHESIZER, TRAK. Microwave Corporation, Available: http://www.trak.com

Cited by

  1. Noncontact Proximity Vital Sign Sensor Based on PLL for Sensitivity Enhancement vol.8, pp.4, 2014, https://doi.org/10.1109/TBCAS.2013.2280913