Design of Low Area Decimation Filters Using CIC Filters

CIC 필터를 이용한 저면적 데시메이션 필터 설계

  • Kim, Sunhee (Department of System Semiconductor Engineering, Sangmyung University) ;
  • Oh, Jaeil (Department of Electronic Information System Engineering, Sangmyung University) ;
  • Hong, Dae-ki (Department of System Semiconductor Engineering, Sangmyung University)
  • 김선희 (상명대학교 시스템반도체공학과) ;
  • 오재일 (상명대학교 전자정보시스템공학과) ;
  • 홍대기 (상명대학교 시스템반도체공학과)
  • Received : 2021.08.27
  • Accepted : 2021.09.11
  • Published : 2021.09.30

Abstract

Digital decimation filters are used in various digital signal processing systems using ADCs, including digital communication systems and sensor network systems. When the sampling rate of digital data is reduced, aliasing occurs. So, an anti-aliasing filter is necessary to suppress aliasing before down-sampling the data. Since the anti-aliasing filter has to have a sharp transition band between the passband and the stopband, the order of the filter is very high. However, as the order of the filter increases, the complexity and area of the filter increase, and more power is consumed. Therefore, in this paper, we propose two types of decimation filters, focusing on reducing the area of the hardware. In both cases, the complexity of the circuit is reduced by applying the required down-sampling rate in two times instead of at once. In addition, CIC decimation filters without a multiplier are used as the decimation filter of the first stage. The second stage is implemented using a CIC filter and a down sampler with an anti-aliasing filter, respectively. It is designed with Verilog-HDL and its function and implementation are validated using ModelSim and Quartus, respectively.

Keywords

Acknowledgement

이 논문은 2021년 해양수산부 재원으로 해양수산과학기술진흥원의 지원을 받아 수행된 연구임(분산형 수중관측 제어망 개발).

References

  1. Hong-mei Wang, "The design of BPS Digital Frontend for GNU Radio based SDR receiver," A thesis for the degree of Doctor of Engineering, Changwon National University, Korea, 2012.
  2. Jinyoung Jeong, Danbi Choi, and Jeongjin Roh, "Incremental Delta-Sigma Analog to Digital Converter for Sensor," Journal of The Institute of Electronics Engineers of Korea, Vol. 49, No. 10, pp.148-158, 2012.
  3. Joshua Liang, and David A. Johns, "A Frequency-Scalable 15-bit Incremental ADC for Low Power Sensor Applications," IEEE International Symposium on Circuits and Systems, pp. 2418-2421, 2010.
  4. Downsampling (signal processing), Retrieved Feb. 27, 2021, from https://en.wikipedia.org/wiki/Downsampling_(signal_processing) (Dec. 22, 2020).
  5. Yong-woo Choi, Jun Hyeok Hwang, Dong Chan Park, and Suk Chan Kim, "A Study on a Low Power Underwater Communication Modem for Implementation of Underwater Sensor Networks," Journal of the Korean Society of Marine Engineering, Vol. 39, No. 3, pp. 268-273, 2015. https://doi.org/10.5916/jkosme.2015.39.3.268
  6. Sunhee Kim, "Design of an Acoustic Band Interpolator for Underwater Sensor Nodes," Journal of Korea Society of Digital Industry and Information Management, Vol. 16, No. 1, pp. 93-98, 2020.
  7. Jein Baek, and Jin-up Kim, "A Design of Two-stage Cascaded Polyphase FIR Filters for the Sample Rate Converter," The Journal of Korean Institute of Communications and Information Sciences, Vol. 31, No.8C, pp. 806-15, 2006.
  8. Cascaded integrator-comb filter, Retrieved Feb. 27, 2021, from https://en.wikipedia.org/wiki/Cascaded_integrator%E2%80%93comb_filter.
  9. E. Hogenauer, "An economical class of digital filters for decimation and interpolation," IEEE Transactions on Acoust Speech and Signal Processing, Vol. 29, No. 2, pp. 155-162, 1981. https://doi.org/10.1109/TASSP.1981.1163535
  10. Richard. Lyons, "Understanding cascaded integrator-comb filters," Embedded Systems Programming Magazine, 2005.