Journal of the Semiconductor & Display Technology (반도체디스플레이기술학회지)

The Korean Society Of Semiconductor & Display Technology (한국반도체디스플레이기술학회)
권호 표지

UVM-based Verification of Equalizer Module for Telecommunication System

통신시스템용 등화기 모듈을 위한 UVM 기반 검증

  • Dae-Won Moon (Department of Electronic and Information and System Eng., SangMyung University) ;
  • Dae-Ki Hong (Department of Electronic and Information and System Eng., SangMyung University)
  • 문대원 (상명대학교 전자정보시스템공학과) ;
  • 홍대기 (상명대학교 전자정보시스템공학과)
  • Received : 2024.01.11
  • Accepted : 2024.03.20
  • Published : 2024.03.31
Download PDF
⟨ Previous Next ⟩

Abstract

In the present modern day, as the complexity and size of SoC(System on Chip) increase, the importance of design verification are increasing, Therefore it takes a lot of time to verify the design. There is an emerging need to manage the verification environment faster and more efficiently by reusing the existing verification environment. UVM-based verification is a standardized and highly reliable verification method widely adopted and used in the semiconductor industry. This paper presents a UVM-based verification for the 4 tap equalizer module with a systolic array structure. Through the constraints randomization, it was confirmed that various test scenarios stimulus were generated. In addition, by verifying a simulation comparing the actual DUT outputs with the MATLAB reference outputs, the reuse and efficiency of the UVM test bench could be confirmed.

Keywords

Acknowledgement

다음의 성과는 과학기술정보통신부와 연구개발특구진흥재단이 지원하는 과학벨트지원사업으로 수행된 연구결과입니다.

References

  1. Yong-Sung Kim, Yong-Seok Lim and Dae-Ki Hong, "Low Power SoC Modem Design for High-Speed Wireless Communications", Journal of the Semiconductor & Display Technology, Vol. 9, No. 2, pp. 7~10, June 2010
  2. Jang-Youn Lee, Jin-Woong Cho and Dae-Ki Hong," Improved Binary CDMA Modem Design for High-Speed Wireless Communications", Journal of the Semiconductor & Display Technology Vol. 9, No. 2, pp. 11~14, June 2010
  3. S. Haykin, "Adaptive filtering theory," 3rd Ed. Prentice Hall, New Jersey.
  4. S. Haykin, A. H. Sayed, J. R. Zeidler, P. Yee, and P. C. Wei, "Adaptive tracking of linear time-variant systems by extended RLS algorithms," IEEE Trans, Signal Proc. Vol. 45, No. 5, pp. 1118-1127, May 1997.
  5. L. Gao and K. K. Parhi, "Hierarchical pipelining and folding of QRD-RLS adaptive filters and its application to digital beamforming," IEEE Trans, Circuits and Systems II, Vol. 47, No. 12, pp. 1503-1519, Dec. 2000.
  6. Z. Chi, J. Ma and K. K. Parhi, "Hybrid annihilation transformation for pipelining QRD- based least square adaptive filters," IEEE Trans, Circuits and Systems II, Vol. 48, No. 7, pp. 661-674, Jul. 2001.
  7. Sangun Jo, Jonghwan Lee and Yongwoo Kim,"A Design and Implementation of 32-bit Five-Stage RISCV Processor Using FPGA", Journal of the Semiconductor & Display Technology, Vol. 21, No. 4, pp.27~32, December 2022
  8. J. E. Volder, "The CORDIC trigonometric computing technique," IRE Trans, on Electronic Computer 8, pp. 330-334, 1959.
  9. Y. H. Hu, "CORDIC-based VLSI architecture for digital signal processing," IEEE Signal Processing Magazine, Vol. 9, pp. 16-35, 1992.
  10. T. Z. Mingqian, A. S. Madhukumar and F. Chin, "QRDRLS adaptive equalizer and its CORDIC- based implementation for CDMA systems", International Journal on Wireless & Optical Communications, Vol. 1, No. 1, pp. 25-39, 2003.
  11. K. I. Lee, J. H. Lee, J. K. Lee and Y. S. Cho, "A compact CORDIC algorithm for synchronization of carrier frequency offset in OFDM modems," IEICE Transactions on Communications, Vol. E89-B, No. 3, pp. 952-954, 2006.
  12. IEEE Std 1800-2017: IEEE Standard for SystemVerilog - Unified Hardware Design, Specification, and Verification Language.
  13. Universal Verification Methodology (UVM) 1.2 User's Guide, Accellera, October 8, 2015.