ETRI Journal

Electronics and Telecommunications Research Institute (한국전자통신연구원)
권호 표지
DOI QR코드

DOI QR Code

Fine-Grained FSMD Power Gating Considering Power Overhead

  • Received : 2010.08.31
  • Accepted : 2010.11.12
  • Published : 2011.06.30
Download PDF
⟨ Previous Next ⟩

Abstract

As a fine-grained power gating method for achieving greater power savings, our approach takes advantage of the finite state machine with a datapath (FSMD) characteristic which shows sequential idleness among subcircuits. In an FSMD-based power gating, while only an active subcircuit is expected to be turned on, more subcircuits should be activated due to the power overhead. To reduce the number of missed opportunities for power savings, we deactivated some of the turned-on subcircuits by slowing the FSMD down and predicting its behavior. Our microprocessor experiments showed that the power savings are close to the upper bound.

Keywords

References

  1. S. Bhunia et al., "A Novel Synthesis Approach for Active Leakage Power Reduction using Dynamic Supply Gating," Proc. DAC, 2005, pp. 479-484.
  2. K. Usami and N. Ohkubo, "A Design Approach for Fine-Grained Run-Time Power Gating Using Locally Extracted Sleep Signals," Proc. ICCD, 2006, pp. 155-161.
  3. H. Xu, R. Vemuri, and W.B. Jone, "Temporal and Spatial Idleness Exploitation for Optimal-Grained Leakage Control," Proc. ICCAD, 2009, pp. 468-473.
  4. B. Yu and M.L. Bushnell, "A Novel Dynamic Power Cutoff Technique (DPCT) for Active Leakage Reduction in Deep Submicron CMOS Circuits," Proc. ISLPED, 2006, pp. 214-219.
  5. E. Hwang, F. Vahid, and Y.C. Hsu, "FSMD Functional Partitioning for Low Power," Proc. DATE, 1999, pp. 22-28.
  6. N. Agarwal and N. Dimopoulos, "FSMD Partitioning for Low Power Using ILP," Proc. ISVLSI, 2008, pp. 63-68.
  7. M.H. Oh, C.H. Shin, and S.W, Kim, "Design of Low-Power Asynchronous MSP430 Processor Core Using AFSM Based Controllers," Proc. ITC-CSCC, 2008.